The DMA Controller with OCP interface is full featured, easy-to-use, synthesizable design that can be used with OCP based systems as a controller to transfer data directly from system memory to IP core or from IP core to system memory.

The DMA Controller OCP IIP core supports OCP 3.0 specification. Through its compatibility, it provides a simple interface to any IP core with the appropriate logic in between. The DMA Controller OCP IIP can be implemented in any technology.

The DMA Controller OCP IIP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The DMA Controller OCP IIP is validated using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.